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EMI issues in High Power and High Level 
Diode-clamped Converters 
 
Abstract— Planar busbar is a good candidate to reduce 
interconnection inductance in high power inverters 
compared with cables. However, power switching 
components with fast switching combined with hard 
switched-converters produce high di/dt during turn off 
time and busbar stray inductance then becomes an 
important issue which creates overvoltage. It is necessary 
to keep the busbar stray inductance as low as possible to 
decrease overvoltage and Electromagnetic Interference 
(EMI) noise. In this paper, the effect of different transient 
current loops on busbar physical structure of the high-
voltage high-level diode-clamped converters will be 
highlighted. Design considerations of proper planar 
busbar will also be presented to optimise the overall 
design of diode-clamped converters. 
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I.INTRODUCTION 
Electromagnetic compatibility (EMC) is a critical 
issue in the design and development of power 
electronic devices. Achieving high efficiency in 
modern power converters is an important issue which 
requires fast switching to minimise switching losses. 
However, increasing switching frequency with high 
dv/dt and di/dt has negative effects on the EMC 
performance of power converters. Therefore, stray 
inductance and capacitance of interconnections and 
power devices can become important issues in 
common- and differential-mode EMI noise emission in 
turn-on and turn-off time due to current and voltage 
high slew rate [1]. This issue is depicted in Figure 1.  
 
Figure 1. EMI noises caused by high slew voltage and current of 
switching  
 
In addition, as shown in Figure 1, stray inductance 
(LStray) of the interconnection between power 
components leads to generate overvoltage due to 
significant rate of current change which may damage 
the power switches [2].                                                  
 
 
 
 
 
 
 
The overvoltage amount can be calculated as 
follows:  
dt
diLv swstrayov =      (1) 
where, vov is voltage overshoot during turn-off time, 
and isw is the current flow through the switching device. 
Figure 2 shows a communication loop between a DC 
link capacitor (C) and a fast switch (S), where the stray 
inductance of the communication loop and switch’s 
capacitor model are Lstray and Ccs, respectively.  
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Figure 2. A lossless communication loop  
Equating the stray inductance energy trapped in the 
communication loop and the energy stored in switch's 
capacitance Ccs, the maximum allowable stray 
inductance in a lossless circuit is derived as follows: 
2
⎥⎦
⎤⎢⎣
⎡
=
I
VCL csstray                     (2) 
Eq.1 and Eq.2 indicate the reduction of the overvoltage 
in hard switched-converters with the reduction of the 
total stray inductance in the inverter commutation loop. 
Therefore, reduction of overvoltage can increase the 
life time of switches as well as reduce the EMI noise in 
power electronic circuits at design stage. 
Two different transmission lines between DC link 
capacitor and two switches in one leg of an inverter are 
shown in Figure 3. The use of large area thin conductor 
sheets with rectangular cross sections separated by 
insulator sheets (Figure 3(a)) instead of circular cross 
section wires (Figure 3(b)), contributes to a reduction 
of the stray inductance. Additionally, using planar 
busbar provides a uniform current distribution in the 
conductor which leads to a decrease in the 
electromagnetic field around the conductor. Thus, the 
use of the planar busbar is highly desirable for high 
power converters when fast hard switching is 
employed. A mathematical analysis of different types 
of conductor arrangements for stray impedance at low 
and high frequencies has been conducted [3]. A busbar 
with very low stray inductance has been designed in [4] 
and also confirmed by measurement and calculation 
results. Analysis of the planar busbar has been 
performed at low and high frequencies in [5], 
determining the inductance and the resistance value 
between two paths of the different planar busbars.  
Alireza Nami                    Firuz Zare                 Arindam Ghosh 
School of Electrical Engineering Queensland University of Technology 
GPO Box 2434, Brisbane,QLD, 4001, Australia 
E-mail: namia@qut.edu.au 
                          
                          (a)                                                        (b) 
Figure 3. Interconnection line (a) planar line (b) two-wire 
 
 
A mathematical analysis of the resistance and 
inductance between two points of planar busbar at low 
and high frequencies has been undertaken [6]. This 
structure is shown in Figure 4. It is assumed that each 
current source is associated with different components 
and applied individually to two infinite parallel 
busbars. This is to establish a symmetrical current 
distribution through the busbars (in r direction) as it is 
empirically true for a planar busbars with large surface 
area. To minimise the internal loop inductance value, 
the separation between busbars (D) and the length of 
the busbars (r) must be as small as possible. The 
separation between busbars is limited by breakdown 
voltage of insulator between the busbars. Also, busbar 
length depends on the size and location of components. 
Therefore, designing a planar busbar structure of a 
converter with minimum separation between busbars as 
well as a proper position for switching components and 
DC link source can decrease the stray inductance of the 
communication loops. 
 
 
                     Figure 4. Plane busbar structure 
 
A multilevel converter is a suitable solution for high 
and medium power systems due to high-quality output 
voltage and low voltage blocking. Using a planar 
busbar is advantageous to reduce the interconnection 
inductance in the high power applications based on 
multilevel inverters. By increasing the number of 
output voltage steps the above advantages of multilevel 
inverters are improved. However, it raises the number 
of DC link capacitors and switching components. 
Therefore, an appropriate design for high-level 
converters is necessary to reduce stray inductance of 
current loops during transient time. 
In this paper a comprehensive study for three, four 
and five-level diode-clamped converters as the most 
common types of multilevel converters for renewable 
energy systems has been carried out. All current loops 
during the switching transient have been taken into 
account to highlight importance of optimum design for 
the high-power and high-level converters. Also, design 
considerations will be presented to optimise overall 
design of diode-clamped converters. 
II. DIODE-CLAMPED CONVERTER TOPOLOGY 
Among multilevel topologies, diode-clamped 
converter is the most popular converter due to its 
minimum number of active power components and 
shared DC link voltage [7]. A three-level single-phase 
diode-clamped converter is shown in Figure 5. This 
configuration consists of two capacitors in DC link 
voltage and two pairs of switches in each leg of the 
inverter which works in complementary fashion. 
Different switching states in diode-clamped converters 
associated with different output voltages are shown in 
Table 1.  
  
Figure 5. Three-level single-phase diode-clamped converter 
To have a minimum switching loss, moving from 
one switching state to another should occur only with 
one switch change in modulation between each tow 
adjacent voltage levels. Figure 6 shows all possible 
switching transients between each pair of adjacent 
voltage level in a three-level diode-clamped converter. 
These switching states generate different current loops 
through the DC link capacitors and power switches. 
Therefore, different stray inductances appear during 
switching transient periods. More voltage levels can be 
synthesised at output voltage by adding DC link 
capacitors, pair of switches, and diodes in each leg. 
 
Table1. Switching states and corresponding output voltages in a 
single-phase three-level diode-clamped converter 
Switching 
states S1 S2 S3 S4 
Output 
voltage 
00 off off off off 0 
01 off off off on -Vdc/2 
02 off off on on -Vdc 
10 off on off off Vdc/2 
11 off on off on 0 
12 off on on on -Vdc/2 
20 on on off off Vdc 
21 on on off on Vdc/2 
22 on on on on 0 
 
Figure 6. Transient switching states between different voltage 
levels in three-level diode-clamped converter 
 
More voltage levels can increase the output voltage 
quality in diode-clamped inverters. This in turn 
increases the number of switching components and 
switching states. One of the challenging design issues 
of planar busbar in multilevel converters is minimising 
all current loops through DC link capacitors and 
switching components. This design requires especial 
arrangements to place and interconnect components. 
For example, when the number of voltage levels is 
increased in a diode-clamped converter more current 
loops are generated and this requires switching analysis 
to identify different current loops. The thermal 
resistance should also be kept as low as possible in 
terms of easiness of heat transferring from different 
layers.  
 
III.  SWITCHING TRANSIENT IN A DIODE-CLAMPED 
CONVERTER 
At any time, each leg of the diode-clamped inverter 
is connected to one of the DC link capacitors based on 
a switching state to generate different output voltage 
levels. Usually more than one switching state is 
available in multilevel converters to achieve a same 
voltage level at the output voltage of the converter. 
Although these switching states provide a same output 
voltage level at the output voltage, they may provide 
different current loops through the DC link capacitors 
which offer a degree of freedom to charge or discharge 
some DC link capacitors. Different switching transients 
take place when the output voltage changes from one 
level to another. These transient times can cause an 
overshoot voltage due to stray inductance in current 
loops. Therefore, it is important to find the current 
loops in transient times for different number of levels 
in order to minimize the parasitic inductance of the 
loops. 
 
Figure 7 shows an example of a changing voltage 
level based on different switching states in the three-
level diode-clamped inverter. As shown in Figure 7(a) 
and Figure 7(b), to change the voltage level from Vdc to 
Vdc/2, the current passes through (S1) and (C1) is 
decreased to zero and current through (D1) is increased 
in transient time. In Figure 7(d) as the transient 
happens in a short time, the current loop in Figure 7(c) 
can cause an overvoltage which should be kept to a 
minimum. All the possible current loops during 
transient switching states have been considered for the 
three-level inverter in the positive and negative load 
current (Figure 8). Based on different switching 
transients as depicted in Figure 6, there are twelve 
different transient states associated with positive and 
negative load currents. However, there are only eight 
different current loops as some switching transitions 
generate the same current loops. For instance, all 
transition between the switching states (00-10), (11-
01), and (12-02), when the current is positive, use a 
same current loop through S2, 2S , 1S , C2, and D1 as 
shown in Figure 8(a). By removing the repetitive 
current loops in the transient time, all current loops for 
the four and five- level inverter are shown in Figure 9 
and Figure 10, respectively. Comparing the current 
loops for three, four, and five level diode-clamped 
inverters, clearly illustrates that by increasing the 
number of output levels, length of the current loops and 
as a consequence the stray inductance of the current 
loop increase significantly. Additionally, the transient 
current flow through more switching components and 
busbar can affect the design of the planar busbar and 
location of power components to reduce the stray 
inductance of the communication loop. Therefore, it is 
necessary to design a busbar for the high-level diode-
clamped converter in order to reduce communication 
loops.  
  
(a) 
 
(b) 
 
(c) 
 
(d) 
Figure 7. Current loops at different times for: (a) switching state is “20” (b) switching state is “10” (c) transient time (d) output voltage across the load 
  
  (a)   (00-10)(11-01)(12-02) 
 
(b)   (22-21)(01-02)(11-12) 
 
(c)   (11-21)(10-20)(22-12) 
 
(d)   (11-10)(21-20)(00-01) 
 
(e)   (11-10)(21-20)(00-01) 
 
(f)   (11-21)(10-20)(22-12) 
 
(g)   (22-21)(11-12)(01-02) 
 
(h)   (00-10)(11-01)(12-02) 
Figure 8. current loops at the transition time in three-level inverter for: (a)-(d)positive load current (e)-(h) negative load current 
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(b) 
Figure 9. current loops at the transition time in four-level inverter for: (a) positive load current (b) negative load current 
   
 
 
  
 
(a) (b) 
Figure 10. current loops at the transition time in five-level inverter for: (a) positive load current (b) negative load current 
IV. BUSBAR CONSIDERATION  
  The busbar structure of a diode-clamped inverter may 
consist of several layers of busbars and electrical 
insulators. This may lead to an increase in the 
separation between two busbar layers with a current 
flow through them. This separation would be a critical 
problem in high-level inverters due to the increased the 
number of busbars. Figure 11 shows a comparison 
between the planar busbar structure of a classical two-
level and four-level diode-clamped inverter. In the two-
level inverter the separation between busbars includes 
the thickness of insulator and load busbar. However, in 
the four-level diode-clamped inverter, the separation 
between different busbars in the transition current loop 
consists of several insulator and conductor thicknesses. 
In order to decrease the separation between busbars,     
a low inductance planar busbar was presented in  [2]  
 
 
using a side-by-side configuration. Although this 
configuration could reduce the separation between 
busbars for a two or three-level inverters, it is not 
advantageous for multilevel with more than three-level 
due to the increased number of busbars and 
components. The length of the busbar is the second 
factor which can affect the busbars inductance. This 
factor depends of the size and number of components 
and also their location. According to Figures 8 to 10, 
all transient loops include DC link capacitors and 
switching components. Therefore, location of the DC 
link capacitors can affect the inductance especially in 
current loops flow through the second leg of the 
inverters. Figure 12 shows a comparative study of the 
DC link capacitor for the five-level inverter at two 
different locations. 
 Figure 11. Busbar instruction for two and four level inverter 
 
As shown, the length of the transmission loop is 
decreased 50% which leads to a reduction of stray 
inductance in this structure. This case study for DC 
link capacitors shows that the location of the DC link 
capacitor and the components which are invalved in 
transmission loops should be taken into account to 
decrease the loop inductance length along with 
different considerations to optimise the physical 
structure of the busbar. 
 (a)  (b) 
Figure 12. Current loops at transition time for different location of  
DC link capacitors (a) at the centre(b) at the side 
V. THERMAL CONSIDERATION 
When the current passes through the busbars, heat is 
generated. Thermal conduction and conviction 
resistances are associated with surface area and 
thickness of the conductor and electrical insulator [8]. 
The total thermal resistance can be calculated by 
adding both conduction and conviction resistances. 
Although one of the advantages of the planar busbar is 
that they can act as a heat sink due to their large 
surface, the thermal problem occurs in the inner 
busbars due to the higher thermal resistance of the 
electrical insulator especially in high-level multilevel 
converters. Therefore, to improve heat transfer, one 
solution is to choose an electrical insulator with a high 
conductivity. Another solution is to design a good 
structure for busbars to increase heat transference. A 
staircase structure for busbars can minimise thermal 
resistance due to the contact of inner busbars to 
ambient conditions. Figure 13(a) compares the 
staircase structure with the normal structure. Figure 
13(b) demonstrates the physical structure and top view 
of the four-level diode-clamped inverter busbar 
structure of Figure 11 with a possible staircase 
structure to decrease thermal resistance. As presented 
in Figure 13, busbars “a” and “b” have a better thermal 
transferring with ambient, however, there is still a 
thermal problem for inner busbars “2” and “3”. 
VI. CONCLUSION 
High di/dt in the hard-switch converter combined 
with stray inductance of the interconnections can 
generate overvoltage across switches. Overvoltage 
during turn off time results in EMI noise emission as 
well as large blocking voltage across switches. It is 
necessary to keep the busbar stray inductance as 
minimal as possible to diminish overvoltage. The effect 
of current loops during the switching transient of high-
voltage high-level diode-clamped converters on busbar 
physical layout has been expounded. Design 
considerations to have a busbar with a low stray 
inductance and low thermal resistance for diode-
clamped converters have been presented. 
 
(a) 
 
(b) 
Figure 13. (a) Comparison between normal and staircase busbar 
structure (b) staircase busbar structure for the four-level inverter 
ACKNOWLEDGMENT 
The authors thank the Australian Research Council 
(ARC) for the financial support for this project through 
the ARC Discovery Grant DP0774497. 
REFERENCES 
[1] H. Zhu, J. Lai and A.R. Hefner, "Analysis of conducted EMI 
emission from PWM inverter based on empirical models and 
comparative experiments," in Proceeding of IEEE PESC ‘99., 
1999, pp. 861-867. 
[2] F. Zare and G. Ledwich, “Reduced layer planar busbar for 
voltage source inverters,” IEEE Transactions on Power Electron., 
vol. 17, No. 4, pp. 508-516, July 2002. 
[3] M.N.O, Elements of Electromagnetic, 3rd ed. London, 
U.K.:Oxford Univ. press, 2001. 
[4] M.Ch. caponet, F. Profumo, R.W. De Doncker and A. Tenconi, 
“Low stray inductance bus bar design and construction for good 
EMC performance in power electronic circuits,” IEEE 
Transactions on Power Electron., vol. 17, No. 2, pp. 225-230, 
March 2002. 
[5] G.L. Skibinski and D.M. Divan, "Design methodology & 
modeling of low inductance planar bus structure," in Proceeding 
of IEEE EPE ‘93., 1993, pp. 98-105. 
[6] F. Zare and G. Ledwich, "A planar busbar impedance calculation 
using maxwell’s equations," in Proceeding of IEE ISH ‘99., 1999, 
pp. 2.148.P6- 2.151.P6. 
[7] S. Busquets-Monge, J. Bordonao and J. Rocabert, “A virtual-
vector pulsewidth modulation for the four-level diode-clamped 
DC–AC converter,” IEEE Transactions on Power Electron., vol. 
23, No. 4, pp. 1964-1972, July 2008. 
[8] D. Azbel, Fundamental of Heat Transfer for Process 
Engineering,  New Jersey: Noyes publications. 1984. 
